

WHAT IS CLAIMED IS:

(1) A semiconductor device comprising:

a convex semiconductor layer provided on a semiconductor substrate;

5 a source region and a drain region provided in the convex semiconductor layer; and

10 a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer,

15 wherein a distance between the source region and the drain region changes on the side surface of the convex semiconductor layer.

2. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

20 a source region and a drain region provided in the convex semiconductor layer;

25 a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the

09916509 073001

SUB  
34

SUB  
11

side surface of the convex semiconductor layer; and

a side-wall insulating film provided on a side surface of the gate electrode and the side surface of the convex semiconductor layer.

5 3. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a isolation film provided on a periphery of a lower portion region of the convex semiconductor layer, the position of the upper surface of the isolation film being lower than an upper surface of the convex semiconductor layer;

a source region and a drain region provided in the convex semiconductor layer, the position of the deepest portion of the source region and the position of the deepest portion of the drain region being equal to or lower than the position of the upper surface of the isolation film; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer.

4. The device according to claim 3, wherein the source and drain regions are overlapped with

Conold  
CS

00015500-073004

the side-wall gate portion.

5. A semiconductor device comprising:

a first convex semiconductor layer provided on  
a substrate, the first convex semiconductor layer  
5 electrically connected to the substrate;

a second convex semiconductor layer provided on  
the substrate, the second convex semiconductor layer  
electrically connected to the substrate, the second  
convex semiconductor layer having the same width as the  
10 first semiconductor layer;

a first source region and a first drain region  
provided in the first convex semiconductor layer;

a second source region and a second drain region  
provided in the second convex semiconductor layer; and

15 a gate electrode having a side-wall gate portion  
provided over a side surface of the first convex  
semiconductor layer and a side surface of the second  
convex semiconductor layer, in an insulated state with  
respect to the first and second convex semiconductor  
20 layers respectively, the gate electrode applying an  
electric field effect to a first channel region between  
the first source and drain regions and a second channel  
region between the second source and drain regions, via  
at least the side surfaces of the first and second  
25 convex semiconductor layer.

6. A semiconductor device comprising:

a first convex semiconductor layer provided on

00015509 073004

a substrate, the first convex semiconductor layer electrically connected to the substrate;

a second convex semiconductor layer provided on the substrate, the second convex semiconductor layer electrically connected to the substrate;

a first source region and a first drain region provided in the first convex semiconductor layer;

a second source region and a second drain region provided in the second convex semiconductor layer;

a first gate electrode having a first side-wall gate portion provided over a side surface of the first convex semiconductor layer, in an insulated state with respect to the first convex semiconductor layer, the first gate electrode applying an electric field effect to a first channel region between the first source and drain regions, via at least the side surface of the first convex semiconductor layer;

a second gate electrode having a second side-wall gate portion provided over a side surface of the second convex semiconductor layer, in an insulated state with respect to the second convex semiconductor layer, the second gate electrode applying an electric field effect to a second channel region between the second source and drain regions, via at least the side surface of the second convex semiconductor layer;

a first wiring electrically connected to the first source region and the second source region;

05945500.073004



5 a gate electrode having a side-wall gate portion  
provided over a side surface of the convex  
semiconductor layer, in an insulated state with respect  
to the convex semiconductor layer, and an upper gate  
portion provided over an upper surface of the convex  
semiconductor layer, in an insulated state with respect  
to the convex semiconductor layer, the gate electrode  
applying an electric field effect to a channel region  
between the source and drain regions, via at least the  
10 side surface of the convex semiconductor layer,  
wherein a conductive material of the side-wall  
gate is different from a conductive material of the  
upper gate portion.

9. A semiconductor device comprising:

15 a convex semiconductor layer provided on a  
substrate;

a source region and a drain region provided in the  
convex semiconductor layer; and

20 a gate electrode having a side-wall gate portion  
provided over a side surface of the convex  
semiconductor layer, in an insulated state with respect  
to the convex semiconductor layer, and an upper gate  
portion provided over an upper surface of the convex  
semiconductor layer, in an insulated state with respect  
25 to the convex semiconductor layer, the gate electrode  
applying an electric field effect to a channel region  
between the source and drain regions, via at least

00016500.073001

the side surface of the convex semiconductor layer; and  
a wiring being electrically connected to the upper  
gate portion above the upper surface of the convex  
semiconductor layer.

5           10. A semiconductor device comprising:

a first convex semiconductor layer provided on  
a substrate;

a second convex semiconductor layer provided on  
the substrate;

10           a first source region and a first drain region  
provided in the first convex semiconductor layer;

a second source region and a second drain region  
provided in the second convex semiconductor layer;

15           a gate electrode having a side-wall gate portion  
provided over a side surface of the first convex  
semiconductor layer and a side surface of the second  
convex semiconductor layer, in an insulated state with  
respect to the first and second convex semiconductor  
layers respectively, the gate electrode applying an  
20           electric field effect to a first channel region between  
the first source and drain regions and a second channel  
region between the second source and drain regions, via  
at least the side surfaces of the first and second  
convex semiconductor layer; and

25           at least one third convex semiconductor layer  
electrically connected to at least either the first and  
the second source regions, or the first and the second

0091500.073004





second gate electrode applying an electric field effect to a second channel region between the second source and drain regions, via at least the side surface of the second convex semiconductor layer.

5           12. A semiconductor device comprising:

          a first convex semiconductor layer provided on a substrate;

          a second convex semiconductor layer provided on the substrate;

10           a first source region and a first drain region provided in the first convex semiconductor layer;

          a second source region and a second drain region having the same conductive type as the first source region and the first drain region provided in the  
15           second convex semiconductor layer, a depth of the first source region and a depth of the second drain region being deeper than the first source region and the second drain region;

          a first gate electrode having a first side-wall  
20           gate portion provided over a side surface of the first convex semiconductor layer, in an insulated state with respect to the first convex semiconductor layer, the first gate electrode applying an electric field effect to a first channel region between the first source and  
25           drain regions, via at least the side surface of the first convex semiconductor layer; and

          a second gate electrode having a second side-wall

00946500.072004

gate portion provided over a side surface of the second convex semiconductor layer, in an insulated state with respect to the second convex semiconductor layer, the second gate electrode applying an electric field effect to a second channel region between the second source and drain regions, via at least the side surface of the second convex semiconductor layer.

13. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer, the gate electrode including at least a first layer and a second layer,

wherein the gate electrode uses a word line of a semiconductor memory device.

14. A semiconductor device comprising:

a convex semiconductor layer provided on a substrate;

a source region and a drain region provided in

00946509 07-2004  
100520 60597620



wherein an upper surface of the first layer has a step, the second layer is provided on the upper surface of the first layer, and an upper surface of the second layer is planar.

5           16. A semiconductor device comprising:

          a convex semiconductor layer provided on a substrate, the convex semiconductor having a first side surface, a second side surface opposite to the first side surface, a third side surface located between the  
10       first and second side surface, a fourth side surface opposite to the third surface, and an upper surface;

          a source region and a drain region provided in the convex semiconductor layer, the source region and the drain region including an electric contact portion  
15       respectively, the electric contact portion extending over a part of the first side surface, a part of the upper surface, a part of the second side surface and either of parts of the third and fourth side surfaces;

          a gate electrode having a side-wall gate portion  
20       provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the  
25       side surface of the convex semiconductor layer.

          17. A semiconductor device comprising:

          a convex semiconductor layer provided on

00015509.073004

a substrate;

a source region and a drain region provided in the convex semiconductor layer; and

a gate electrode having a side-wall gate portion provided over a side surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, and a upper gate portion provided over an upper surface of the convex semiconductor layer, in an insulated state with respect to the convex semiconductor layer, the gate electrode applying an electric field effect to a channel region between the source and drain regions, via at least the side surface of the convex semiconductor layer,

wherein a gate length of the side-wall gate portion is shorter than the gate length of the upper gate portion.

✓18. A method of manufacturing a semiconductor device comprising:

etching a semiconductor substrate to form a convex semiconductor layer on the semiconductor substrate;

forming a gate insulating film at least on a side surface of the convex semiconductor layer;

forming a gate electrode on the gate insulating film;

forming a side-wall insulating film on a side surface of the gate electrode and on the side surface of the convex semiconductor layer; and

00015509 072004  
100209 000000

introducing impurity into the convex semiconductor layer by using at least the gate electrode and the side-wall insulating film as a mask to form a source region and a drain region in the convex semiconductor layer.

19. A method of manufacturing a semiconductor device comprising:

forming an insulating film having an open hole on a semiconductor substrate;

forming a convex semiconductor layer on a semiconductor substrate exposed from the open hole;

forming a gate insulating film on at least a side surface of the convex semiconductor layer;

forming a gate electrode on the gate insulating film; and

introducing impurity into the convex semiconductor layer by using at least the gate electrode as a mask to form a source region and a drain region in the convex semiconductor layer.

20. The method according to claim 32, wherein the convex semiconductor layer is formed with the epitaxial growth method.

21. A method of manufacturing a semiconductor device comprising:

forming a convex semiconductor layer on a substrate;

forming an insulator at a periphery of the convex

00016509 0720001

sub  
AD

semiconductor layer;

forming a trench to form a side-wall gate portion  
in the insulator;

forming a gate insulating film on a side surface  
5 of the convex semiconductor layer exposed at least from  
the trench;

forming a gate electrode having a side-wall gate  
portion formed in the trench; and

introducing impurity into the convex semiconductor  
10 layer by using at least the gate electrode as a mask to  
form a source region and a drain region in the convex  
semiconductor layer.

00915509.073001  
22. The device according to claim 1, wherein the  
side-wall gate portion is offset with respect to a part  
15 of the source region and the drain region.

23. The device according to claim 1, further  
comprising

a semiconductor region having a impurity  
concentration higher than that of the channel region,  
20 the semiconductor region provided between the substrate  
and the source region, between the substrate and the  
drain region and between the substrate and the channel  
region, respectively.

24. The device according to claim 1, further  
25 comprising:

a first gate insulating film provided between  
the side surface of the semiconductor layer and

the side-wall gate portion; and

a second gate insulating film provided between an upper surface of the convex semiconductor layer and the gate electrode except for the side-wall gate portion, the second gate insulating film being thicker than the first gate insulating film.

25. The device according to claim 1, wherein the convex semiconductor layer has a tapered shape toward an upper surface of the convex semiconductor layer from the substrate.

26. The device according to claim 1, wherein a lower portion of the convex semiconductor layer has a tapered shape toward an upper surface of the convex semiconductor layer from the substrate.

27. The device according to claim 1, wherein a bottom corner of the convex semiconductor layer has a round shape.

28. The device according to claim 1, wherein a top corner of the convex semiconductor layer has a round shape.

29. The device according to claim 1, wherein an angle of a top corner of the convex semiconductor layer is larger than 90 degrees.

30. The semiconductor layer according to claim 1, further comprising:

an insulator provided between the substrate and the convex semiconductor layer; and

00945509.073001





comprising:

a first gate insulating film provided between the side surface of the semiconductor layer and the side-wall gate portion; and

5 a second gate insulating film provided between an upper surface of the convex semiconductor layer and the gate electrode except for the side-wall gate portion, and a top corner of the second gate insulating film having a round shape.

10 35. The device according to claim 1, wherein a distance between the source region and the drain region becomes longer toward a lower portion from an upper portion of the convex semiconductor layer.

15 36. The device according to claim 1, wherein an impurity concentration of the source region and the impurity concentration of the drain region become lower toward a lower portion from an upper portion of the convex semiconductor layer.

20 37. The device according to claim 1, wherein the side-wall gate portion is formed to a portion under the source region and the drain region along the side surface of the convex semiconductor layer.

25 38. The device according to claim 1, wherein a width of the convex semiconductor layer is smaller than  $0.2\ \mu\text{m}$ .

39. The device according to claim 1, wherein a width of the convex semiconductor layer is smaller than

05045505 073004  
TOPSECRET

the depth of the source region and the depth of the drain region.

40. The device according to claim 1, wherein at least one of the source region and the drain region includes at least two kinds of diffusion layers, a high concentration diffusion layer having a dense impurity concentration and a low concentration diffusion layer having an impurity concentration lower than the high concentration diffusion layer.

41. The device according to claim 1, wherein the convex semiconductor layer is electrically connected to the substrate.

42. The device according to claim 1, wherein the substrate is conductive.

43. The device according to claim 1, further comprising:

a gate insulating film provided between the side-wall gate portion and the side surface of the convex semiconductor layer,

wherein the gate insulating film is made of an oxide including at least one of Ta, Sr, Al, Si, Zr, Hf, La and Ti.

add  
A2 7

00016500 073004